

Applicant: Adam L. Carley
For: An Arbitrary Waveform Synthesizer Using a Free-Running Ring Oscillator

CLAIMS

- 1 1. A waveform generator for providing an arbitrary waveform comprising:
2 a free-running ring oscillator comprising:
3 a plurality of delay elements connected in a loop; and
4 a plurality of taps disposed between the delay elements, each tap providing a uniquely
5 phased, oscillating transition signal;
6 an algebra module having an algebra data input port, a clock input port and an algebra
7 data output port, the algebra module generating a signal at the algebra data output port indicative
8 of a first rising edge of the arbitrary waveform in response to a signal received at the algebra data
9 input port;
10 a switching module having a switch input port in electrical communication with the
11 algebra data output port, a plurality of switch tap input ports in electrical communication with
12 said plurality of free-running ring oscillator taps and a switch output port, the switch module
13 providing at the switch output port a first transition signal selected from one of the plurality of
14 taps in response to the signal indicative of a first rising edge received at the switch input port;
15 and
16 an output module having a transition signal input port in electrical communication with
17 the switch output port, a window input port in electrical communication with the algebra data
18 output port and a waveform output port, the output module generating an arbitrary waveform at
19 the waveform output port in response to the first transition signal received at the transition signal

20 input port of the output module and the signal indicative of a first rising edge received at the
21 window input port.

1 2. The arbitrary waveform generator of claim 1 further comprising a loop averaging module
2 having a reference clock input port and a tap input port electrically connected to the plurality of
3 taps, the loop averaging module, in response to a reference clock signal received at the reference
4 clock input port, configured to (i) count the number of tap transitions occurring between edges of
5 the reference clock signal and (ii) calculate an average loop speed in response to the count.

1 3. The loop averaging module of claim 2 further configured to calculate an instantaneous
2 phase of the ring oscillator in response to (i) the calculated average loop speed and (ii) a plurality
3 of captured states of the loop.

1 4. The arbitrary waveform generator of claim 1 further comprising:
2 a fine delay module, having a signal input port in electrical communication with the
3 switch output port, a selection input port in electrical communication with the algebra data output
4 port of the algebra module and a fine-delay output port in electrical communication with the
5 input port of the output module, the fine delay module delaying the propagation of the first
6 transition signal from the switch output port of the switching module to the input port of the
7 output module in response to the signal indicative of a first rising edge received at the selection
8 input port;

9 wherein the input port of the output module is in electrical communication with the
10 switch output port of the switching module through the fine delay module.

1 5. The arbitrary waveform generator of claim 1 wherein the algebra module further
2 comprises a synchronization input port, the algebra module generating at the algebra data output

3 port a signal indicative of a first rising edge within the arbitrary waveform in response to a signal
4 received at the algebra data input port and a signal received at the synchronization input port.

1 6. The arbitrary waveform generator of claim 5 wherein the algebra module generates a
2 signal indicative of a first rising edge that results in a seamless incorporation of the first rising
3 edge in the arbitrary waveform.

1 7. The arbitrary waveform generator of claim 1 wherein one of the delay elements is an
2 inverting delay element.

1 8. The arbitrary waveform generator of claim 1 wherein each of the delay elements is
2 identically loaded.

1 9. The arbitrary waveform generator of claim 1 wherein at least one delay element further
2 comprises a test switch module having a test control input port and a test data input port, the
3 delay element generating at the corresponding tap a signal identical to the signal received at the
4 test data input port in response to a signal received at the test control input port.

1 10. The arbitrary waveform generator of claim 1 further comprising a compensation module
2 having a data output port in electrical communication with the algebra module and a
3 compensation input port to receive a signal indicative of a frequency altering parameter of a
4 source of a reference clock, the compensation module estimating a variation in a frequency of the
5 reference clock associated with the frequency altering parameter, the compensation module
6 generating a correction signal at the compensation output port in response thereto.

1 11. The arbitrary waveform generator of claim 10 wherein the frequency altering parameter is
2 a temperature of the source of the reference clock.

1 12. The arbitrary waveform generator of claim 10 wherein the frequency altering parameter is
2 an age of the source of the reference clock.

1 13. The arbitrary waveform generator of claim 1 wherein the algebra module is further
2 configured to generate a second signal indicative of a first falling edge within the arbitrary
3 waveform at the algebra data output port in response to a signal received at the algebra input port.

1 14. The arbitrary waveform generator of claim 1 wherein the output module is further
2 configured to generate a catch-up signal indicative of an erroneous signal indicative of a first
3 rising edge received at the window input port.

1 15. The arbitrary waveform generator of claim 1 implemented within a CMOS integrated
2 circuit.

1 16. The arbitrary waveform generator of claim 1 further comprising:
2 an amplifier feeding forward at least one component of power-supply noise from a power
3 supply coupled to the ring oscillator; and
4 a loop-speed compensator circuit in electrical communication with said amplifier.

1 17. The arbitrary waveform generator of claim 1 further comprising:
2 a plurality of capacitive elements each in electrical communication with a respective one
3 of a plurality of signal paths, each capacitive element having a respective predetermined
4 capacitance to generate a respective predetermined time delay in the propagation of a transition
5 signal through the respective signal path such that the propagation time for a transition on a first
6 signal path is substantially equal to the propagation time for a transition on a second signal path.

1 18. The arbitrary waveform generator of claim 17 wherein each capacitive element of the
2 plurality of capacitive elements has a value less than approximately 50 femtofarads.

1 19. The arbitrary waveform generator of claim 17 wherein each one of a plurality of signal
2 paths is in electrical communication with a first capacitive element and a second capacitive
3 element.

1 20. The arbitrary waveform generator of claim 19 wherein the first capacitive element and the
2 second capacitive element have different sensitivities to temperature.

1 21. The arbitrary waveform generator of claim 19 wherein the first capacitive element and the
2 second capacitive element have different sensitivities to process.

1 22. The arbitrary waveform generator of claim 19 wherein the first capacitive element and the
2 second capacitive element have different sensitivities to supply voltage.